Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays
نویسندگان
چکیده
An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processors are not only depends on the parallelism, but also depend on the local memory utilization since the local memories are much faster than the global memory. In this paper, we accelerate the optical-flow extraction algorithm based on SAD calculation using a dynamically reconfigurable ALU array. We use the maximum parallelism and propose a memory allocation method to use the local memory effectively. The experimental results demonstrate that an image of size 640 × 480 can be processed in 15ms. Keywords— DPGA, multi-context, memory allocation.
منابع مشابه
A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator
In the era of Internet of Things, the battery life of edge devices must be extended for sensing connection to the Internet. We aim to reduce the power consumption of the microprocessor embedded in such devices by using a novel dynamically reconfigurable accelerator. Conventional microprocessors consume a large amount of power for memory access, in registers, and for the control of the processor...
متن کاملReferences 7 Conclusions
A new FPGA architecture (reconfigurable datapath architecture, rDPA) for word-oriented datapaths is presented, which has been developed to support a variety of Xputer architectures. In contrast to von Neumann machines an Xputer architecture strongly supports the concept of the “soft ALU” (reconfigurable ALU). Fine grained parallelism is achieved by using simple reconfigurable processing element...
متن کاملA New FPGA Architecture for Word-Oriented Datapaths
A new FPGA architecture (reconfigurable datapath architecture, rDPA) for word-oriented datapaths is presented, which has been developed to support a variety of Xputer architectures. In contrast to von Neumann machines an Xputer architecture strongly supports the concept of the “soft ALU” (reconfigurable ALU). Fine grained parallelism is achieved by using simple reconfigurable processing element...
متن کاملInternationales Begegnungs-und Forschungszentrum Für Informatik
s of Talks JÜRGEN BECKER The Impact of Reconfigurable Hardware Platforms on the Overhead of Parallelism NEIL W. BERGMANN Identifying Characteristics of Algorithms Which Make Them Suitable for Reconfigurable Computing Implementations GORDON BREBNER Dynamically Reconfigurable FPGAs GORDON BREBNER Soft Circuitry KARL-HEINZ BRENNER Technologies for Realizing Dynamically Reconfigurable Optical Inter...
متن کاملA dynamically reconfigurable wavefront array architecture for evaluation of expressions
A reconfigurable wavefront array rDPA (reconfigurable datapath architecture) for evaluation of any arithmetic and logic expression is presented. Introducing a global I/O bus to the array simplifies the use as a coprocessor in a single bus oriented processor system. Fine grained parallelism is achieved using simple reconfigurable processing elements which are called datapath units (DPUs). The wo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009